Intel, Samsung, TSMC Race in Cutting-Edge Processes

发布时间:2023-10-18 13:12
作者:AMEYA360
来源:trendforce
阅读量:2652

  Driven by emerging technologies like AI and high-performance computing, the semiconductor foundry industry increasingly emphasizes the importance of advanced manufacturing processes. Recently, the industry has seen significant developments. Intel announced that it has commenced large-scale production of its Intel 4 process node, while TSMC and Samsung are equally committed to advancing their advanced process technologies.

Intel, Samsung, TSMC Race in Cutting-Edge Processes

  Intel’s Mass Production of Intel 4 Process Node

  On October 15th, Intel China’s official public account revealed that Intel has initiated large-scale production of the Intel 4 process node using Extreme Ultraviolet Lithography (EUV) technology. According to Intel, they are making significant progress with their “Four Years, Five Nodes” plan. This plan aims to produce next-generation products that meet the computational demands driven by AI’s role in the “Siliconomy.”

  Being the first process node produced by Intel using EUV lithography technology, Intel 4 offers substantial improvements in performance, efficiency, and transistor density compared to its predecessors. Intel 4 was unveiled at the Intel Innovation 2023 held in September this year.

  In comparison to Intel 7, Intel 4 achieves a 2x reduction in area, providing high-performance computing (HPC) logic libraries and incorporating various innovative features.

  In detail, Intel 4 simplifies the EUV lithography process, optimizing it for high-performance computing applications, supporting both low voltage (<0.65V) and high voltage (>1.1V) operations. Compared to Intel 7, Intel 4 boasts more than a 20% improvement in iso-power performance, and high-density Metal-Insulator-Metal (MIM) capacitors deliver outstanding power supply performance.

  Intel’s “Four Years, Five Nodes” plan is advancing with the following process updates:

  Intel 7 and Intel 4 are currently in large-scale production. Intel 3 is on track to meet its planned target by the end of 2023.

  Intel’s Intel 20A and Intel 18A, which use Ribbon FET all-around gate transistors and PowerVia backside power delivery technology, are also progressing well, with a target of 2024. Intel will soon introduce the Intel 18A process design kit (PDK) for Intel Foundry Services (IFS) customers.

  With the adoption of Intel 4 process nodes, the Intel Core i9 Ultra processor, codenamed “Meteor Lake,” will be released on December 14th this year, ushering in the AIPC era.

  On Intel 3 process nodes, the energy-efficient E-core Sierra Forest processor will be launched in the first half of 2024, and the high-performance P-core Granite Rapids processor will follow closely.

  Samsung’s 2nm Process Detailed Production Plan

  Samsung has already commenced production of its second-generation 3nm chips and plans to continue focusing on 2nm chips.

  On June 28th, Samsung Electronics unveiled its latest foundry technology innovations and business strategies at the 7th Samsung Foundry Forum (SFF) in 2023.

  In the era of artificial intelligence, Samsung’s foundry program, based on advanced GAA process technology, offers robust support for customers in AI applications. To this end, Samsung has disclosed a detailed production plan and performance levels for its 2nm process. The plan is to achieve mass production for mobile applications by 2025 and respectively expand to HPC and automotive electronics in 2026 and 2027.

  Samsung reports that the 2nm process (SF2) improves performance by 12% compared to the 3nm process (SF3), increases efficiency by 25%, and reduces the area by 5%.

  Furthermore, reports indicated that Samsung is ensuring the production capacity for products using the next-generation EUV lithography machine, High-NA, in September. This equipment is expected to have a prototype by the end of this year and officially enter production next year.

  TSMC’s Mass Production of 2nm by 2025

  This year, TSMC has unveiled its latest advanced semiconductor manufacturing roadmap in various locations, including Santa Clara, California, and Taiwan. The roadmap covers a range of processes from 3nm to 2nm.

  TSMC’s current roadmap for 3nm includes N3, N3E, N3P, N3X, and N3 AE, with N3 serving as the foundational version, N3E as an enhanced version with further cost optimization, N3P focusing on improved performance with a planned start in the second half of 2024, N3X targeting high-performance computing devices with a mass production goal in 2025, and N3 AE designed specifically for the automotive sector, offering greater reliability and the potential to shorten time-to-market by 2-3 years.

  In the 2nm realm, TSMC is planning to achieve mass production of the N2 process by 2025. TSMC has reported that the N2 process will offer a 15% speed improvement over N3E at the same power or a 30% reduction in power consumption, with a 15% increase in transistor density. In September, media reports revealed that TSMC has formed a task force to accelerate 2nm pilot production and mass production, aiming for risk production next year and official mass production in 2025.

  To ensure the smooth development of 2nm process technology, TSMC has initiated efforts in the upstream equipment sector. On September 12th, TSMC announced the acquisition of a 10% stake in IMS Nanofabrication, a subsidiary of Intel, for a price not exceeding $432.8 million. IMS specializes in the research and production of electron beam lithography machines, which find extensive applications in semiconductor manufacturing, optical component manufacturing, MEMS manufacturing, and more. The industry sees TSMC’s IMS acquisition as vital for developing crucial equipment and meeting the demand for 2nm process commercialization.

(备注:文章来源于网络,信息仅供参考,不代表本网站观点,如有侵权请联系删除!)

在线留言询价

相关阅读
TSMC: SoIC, CoWoS to Drive 50× Compute by 2029; Silicon Photonics to Top 50% of Transceiver Market by 2027
  TSMC is stepping up its technology roadmap to meet surging AI computing demand. According to TechNews, April Li, Global Head of AI and HPC Business Development at TSMC, said at SEMICON Taiwan 2026 that AI computing demand is growing fivefold annually, putting increasing pressure on compute capacity. In response, TSMC is integrating advanced process, 3DFabric, and silicon photonics into its HPC platform. Notably, the company expects SoIC and CoWoS integration to boost overall system computing performance to 50 times its 2024 level by 2029.  As the report indicates, Li said heterogeneous integration is the only way to push beyond current computing limits. TSMC plans N2P-on-N3P 3D integration in 2026, followed by A14-on-A14 in 2029, with interconnect pitch shrinking to 4.5 microns.  TSMC Advances COUPE and Silicon Photonics Design  TSMC is also continuing to advance its COUPE technology. According to TechNews, its 2–4-micron bonding pitch limits transmission loss at 112 Gbps to just 0.06 dB, compared with 1.38 dB for micro-bumps, helping reduce power consumption and latency to 10–20 nanoseconds.  As Mirror Daily indicates, TSMC’s self-developed COUPE platform uses TSMC-SoIC bonding technology to integrate electronic integrated circuits (EICs) with photonic integrated circuits (PICs), while supporting both grating couplers (GCs) and edge couplers (ECs). To further scale bandwidth, TSMC is pursuing two development paths. One will increase per-channel speeds from 200 Gbps to more than 400 Gbps while expanding channel counts from 16 to over 128, lifting total bandwidth from 3.2 Tbps to more than 12.8 Tbps. The other will expand wavelength-division multiplexing (WDM) from a single wavelength to 4, 8, 16, and beyond.  The company is also addressing testing and design challenges as CPO moves toward broader deployment. According to Mirror Daily, TSMC has enabled wafer-level optical testing for edge-coupled devices, allowing defective dies to be screened out before costly CPO assembly. TechNews adds that TSMC has introduced an optical PDK that enables electronic-photonic co-simulation to address key silicon photonics design challenges, while Mirror Media notes that the PDK supports Cadence and Synopsys tools to help accelerate product development.  Silicon Photonics Gains Ground as CPO Nears Mass Production  Beyond TSMC’s technology roadmap, silicon photonics is moving toward broader adoption and large-scale CPO deployment. As noted by Central News Agency, TSMC Vice President of Advanced Packaging Technology and Service K.C. Hsu said optical transceiver architectures are undergoing a structural shift, with silicon photonics expected to account for more than 50% of the optical transceiver market by 2027. CPO represents the next step, with some suppliers expected to begin mass production in the second half of 2026.  Hsu described optics as the “nervous system” of data centers as demand for high-speed connectivity grows. As noted by Central News Agency, he said optical transceiver sales rose 25% in 2025 and are expected to grow another 50% in 2026, while the high-end 100G-and-above market doubled in 2024 and expanded another 60% in 2025.  Hsu noted that Taiwan’s silicon foundry ecosystem is already capable of producing optical engines at scale and with high precision, while real-world data and market validation are helping ease longstanding concerns over CPO reliability. The bigger challenge to large-scale deployment now lies elsewhere in the supply chain, including lasers, optical fibers, fiber connectors, and product testing, he said, as reported by Central News Agency.
2026-09-01 15:44 阅读量:299
TSMC Arizona Profit Soars 663% YoY in 1H26; U.S. Earnings Pull Back 8.2% QoQ in 2Q as Depreciation Bites
  As TSMC’s Arizona fabs ramp up to meet strong demand from NVIDIA and other Big Tech customers, the U.S. unit has overtaken TSMC Nanjing as the foundry giant’s most profitable overseas subsidiary. Citing TSMC’s 1H26 interim report, Commercial Times and the Economic Daily News report that TSMC Arizona posted a record NT$36.066 billion profit in 1H26, up 662.8% YoY.  As TSMC’s overseas footprint moves into a profit-harvesting phase, its four major manufacturing subsidiaries generated a combined NT$58.529 billion in 1H26, up 215.4% YoY. TSMC Arizona alone contributed more than 60% of the total, underscoring its growing weight in TSMC’s overseas earnings mix, as highlighted by the Economic Daily News.  Arizona Fab Profit Pulls Back QoQ as Depreciation Pressure Mounts  However, the Arizona profit surge showed signs of moderating in Q2. Its profit slipped 8.2% QoQ to NT$17.259 billion, even as it remained up a hefty 307.8% YoY, according to the Economic Daily News. Commercial Times further notes that TSMC recognized about NT$14.603 billion in investment income from its U.S. fab in the second quarter, down 13.6% from NT$16.909 billion in the first quarter.  Analysts cited by Commercial Times pointed out that as construction of subsequent fabs accelerates, higher depreciation and amortization expenses could put pressure on profitability.  TSMC has already warned that the overseas fab ramp-up will weigh on margins. CFO Wendell Huang said at the July earnings call that overseas expansion is expected to dilute gross margin by 2–3 percentage points in the early stages, widening to 3–4 points as the fabs mature.  As highlighted by Commercial Times, TSMC’s first Arizona fab entered 4nm mass production in 4Q24, while the second, focused on 3nm, is slated to ramp in 2H27. With the latest $100 billion investment, total planned U.S. investment has reached $265 billion, with the Arizona site ultimately expected to house 10 fabs and two advanced packaging facilities, according to MoneyDJ. How this aggressive expansion will impact profitability remains a key watchpoint.  Nanjing, JASM Profits Ease as Overseas Earnings Face New Tests  TSMC’s Nanjing fab remained a key profit driver, posting NT$14.978 billion in 1H26 and ranking second among its four major overseas operations. However, Q2 profit edged down to NT$7.389 billion from NT$7.589 billion in Q1, according to Economic Daily.  Meanwhile, JASM’s earnings also cooled slightly in Q2. As noted by Commercial Times, the Japan subsidiary, 73%-owned by TSMC, turned profitable this year after posting a loss in 2025, earning NT$951 million in Q1 and NT$727 million in Q2.  The bigger question now is whether JASM can keep that momentum after the July 7.1-magnitude Kumamoto earthquake. Commercial Times notes. The fab has resumed normal production and passed structural safety checks, but equipment requalification, calibration and wafer losses could reportedly weigh on Q3 results.
2026-08-18 11:25 阅读量:328
TSMC and Researchers Overcome 2D Semiconductor Bottleneck with Epitaxial Interface Engineering
  As conventional silicon semiconductor technology approaches its physical limits, 2D semiconductors are increasingly viewed as a key enabler for extending Moore’s Law. According to TechNews, citing Taiwan’s National Science and Technology Council (NSTC), a research team led by Dr. Iuliana Radu of TSMC, in collaboration with National Yang Ming Chiao Tung University (NYCU), has developed a high-performance monolayer molybdenum disulfide (MoS₂) top-gate transistor by addressing the long-standing interface challenges facing 2D semiconductors. The study was published in Nature Electronics.  The report explains that as silicon transistors approach their physical scaling limits, shrinking channel dimensions lead to higher leakage current and weaker electrostatic control. This has driven researchers to explore alternatives, with monolayer MoS₂ emerging as one of the most promising 2D semiconductor candidates. Despite its atomically thin structure, it retains semiconductor properties, making it well suited for smaller, more power-efficient transistors. However, 2D semiconductors require an ultrathin gate dielectric to control current flow, and depositing this layer often introduces dielectric-related scattering that degrades electron transport and device performance.  To overcome this challenge, the researchers focused not on discovering a new material, but on redesigning the interface through epitaxial interface engineering. Using ultra-high vacuum technology, the team first deposited an ultrathin aluminum layer onto monolayer MoS₂, then oxidized it to form an approximately 0.42nm-thick aluminum oxide (Al₂O₃) layer as a high-quality template for subsequent material growth. According to the report, this atomically thin interface improves the quality of the interface between the 2D semiconductor and the gate dielectric while reducing electron scattering, enabling both an ultrathin structure and high transconductance.  The resulting high-performance monolayer MoS₂ top-gate transistor delivers ultralow leakage current and excellent operational stability even at extremely small dimensions, the report says. By reconciling two long-standing tradeoffs—an ultrathin dielectric layer and high carrier mobility—the work demonstrates the practical potential of 2D semiconductor devices. According to the report, the technology could enable faster, lower-power electronic devices while integrating seamlessly with existing semiconductor manufacturing processes.  Leading Chipmakers Pursue 2D Transistor Technologies  TSMC has been advancing 2D-material transistor development. In June, TSMC, imec, and ASML unveiled a scalable 300mm integration route for 2D-material-based n-type field-effect transistors (nFETs) and p-type field-effect transistors (pFETs). According to an imec press release, the collaboration demonstrated, for the first time, 50nm contacted poly pitch (CPP) transistors using MoS₂, WS₂, and WSe₂ channel materials, establishing a manufacturing-compatible integration approach for next-generation 2D transistors.  Intel has also been advancing 2D transistor research. According to Tom’s Hardware, Intel Foundry and imec demonstrated a 300mm-ready integration of key process modules for 2D field-effect transistors (2DFETs) in late 2025. The collaboration featured a fab-compatible contact and gate-stack integration scheme, marking another step toward future manufacturing of 2D-material-based transistors. While commercialization remains a long-term goal, the work helps de-risk the development and eventual production of chips based on 2D materials.
2026-08-10 15:15 阅读量:368
TSMC’s June Revenue Hits Record NT$442.7 Billion, Q2 Sales Reach Guidance High End: Earnings Call Preview
  Ahead of TSMC’s July 16 earnings call, the foundry giant today posted record June sales, with revenue rising 6.2% MoM and 67.9% YoY to reach NT$442.7 billion, according to its press release. The strong June performance lifted TSMC’s Q2 revenue to approximately NT$1.27 trillion, falling on the upper end its original guidance range of US$39 billion–$40.2 billion (roughly equivalent to NT$1.24 trillion–NT$1.27 trillion) and marking a new quarterly record.  TSMC’s cumulative revenue for January through June 2026 reached NT$2,404,484 million, up 35.6% year-on-year from NT$1,773,046 million in the same period of 2025, the company said.  Upside Ahead for 2026 Revenue and Q2 Gross Margin  Against the backdrop of stronger-than-expected June sales, analysts cited by Commercial Times expect TSMC to also outperform its 2026 full-year revenue outlook and Q2 gross margin guidance. The company previously guided for full-year U.S. dollar revenue growth of above 30%, but Morgan Stanley now expects the company to raise the outlook toward 40% YoY, while UBS has lifted its forecast to 37%, according to the report.  For profitability, analysts also see upside to TSMC’s Q2 gross margin guidance of 65.5%–67.5%, with some brokerages cited by Commercial Times forecasting margins approaching 70%, including estimates of 69% and 69.5%.  Looking further ahead, Liberty Times, citing analysts, expects TSMC’s margin momentum to remain strong through 2027, with gross margin projected to stay above 66% this year and exceed 68% next year.  Aggressive Capex Push Ahead  Meanwhile, TSMC is expected to step up its investment pace, with analysts seeing further upside beyond the company’s 2026 capex guidance. While TSMC expects 2026 capital spending to land at the high end of its US$52 billion–$56 billion range, analysts cited by Commercial Times expect faster 2nm and 3nm expansion to push capex higher, with forecasts reaching US$58 billion and even US$60 billion from more bullish estimates.  The aggressive spending plan is expected to fuel TSMC’s advanced-node expansion. Economic Daily News, citing analysts, expects 3nm capacity to reach 170,000 wafers per month this year and surpass 200,000 by 2028. Combined A14, 2nm/A16, and 3nm capacity could reach 350,000–400,000 wafers per month, the report adds.  The investment push is also expected to extend into advanced packaging. Commercial Times, citing analysts, forecasts TSMC’s CoWoS capacity to reach 2 million units by 2027, significantly above the previous estimate of 1.35 million. Notably, the Economic Daily News highlights that TSMC’s CoPoS is expected to enter mass production in 2029–2030, with initial capacity of 40,000–50,000 wafers per month.
2026-07-14 15:23 阅读量:669
  • 一周热料
  • 紧缺物料秒杀
型号 品牌 询价
MC33074DR2G onsemi
CDZVT2R20B ROHM Semiconductor
RB751G-40T2R ROHM Semiconductor
TL431ACLPR Texas Instruments
BD71847AMWV-E2 ROHM Semiconductor
型号 品牌 抢购
STM32F429IGT6 STMicroelectronics
ESR03EZPJ151 ROHM Semiconductor
TPS63050YFFR Texas Instruments
IPZ40N04S5L4R8ATMA1 Infineon Technologies
BU33JA2MNVX-CTL ROHM Semiconductor
BP3621 ROHM Semiconductor
热门标签
ROHM
Aavid
Averlogic
开发板
SUSUMU
NXP
PCB
传感器
半导体
相关百科
关于我们
AMEYA360微信服务号 AMEYA360微信服务号
AMEYA360商城(www.ameya360.com)上线于2011年,现 有超过3500家优质供应商,收录600万种产品型号数据,100 多万种元器件库存可供选购,产品覆盖MCU+存储器+电源芯 片+IGBT+MOS管+运放+射频蓝牙+传感器+电阻电容电感+ 连接器等多个领域,平台主营业务涵盖电子元器件现货销售、 BOM配单及提供产品配套资料等,为广大客户提供一站式购 销服务。

请输入下方图片中的验证码:

验证码